Encrypted computing: Speed, security and provable obfuscation against insiders

Conference item


Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2017). Encrypted computing: Speed, security and provable obfuscation against insiders. International Carnahan Conference on Security Technology. Madrid, Spain 23 - 26 Oct 2017 London South Bank University. doi:10.1109/CCST.2017.8167847
AuthorsBreuer, PT, Bowen, JP, Palomar, E and Liu, Z
Abstract

© 2017 IEEE. Over the past few years we have articulated theory that describes 'encrypted computing', in which data remains in encrypted form while being worked on inside a processor, by virtue of a modified arithmetic. The last two years have seen research and development on a standards-compliant processor that shows that near-conventional speeds are attainable via this approach. Benchmark performance with the US AES-128 flagship encryption and a 1GHz clock is now equivalent to a 433MHz classic Pentium, and most block encryptions fit in AES's place. This summary article details how user data is protected by a system based on the processor from being read or interfered with by the computer operator, for those computing paradigms that entail trust in data-oriented computation in remote locations where it may be accessible to powerful and dishonest insiders. We combine: (i) the processor that runs encrypted; (ii) a slightly modified conventional machine code instruction set architecture with which security is achievable; (iii) an 'obfuscating' compiler that takes advantage of its possibilities, forming a three-point system that provably provides cryptographic 'semantic security' for user data against the operator and system insiders.

Year2017
JournalProceedings - International Carnahan Conference on Security Technology
PublisherLondon South Bank University
Journal citation2017-O, pp. 1-6
ISSN1071-6572
Digital Object Identifier (DOI)doi:10.1109/CCST.2017.8167847
Accepted author manuscript
License
CC BY 4.0
Publication dates
Print23 Oct 2017
Publication process dates
Deposited13 Mar 2018
Accepted23 Sep 2017
ISBN9781538615850
Permalink -

https://openresearch.lsbu.ac.uk/item/86x3w

  • 0
    total views
  • 12
    total downloads
  • 0
    views this month
  • 7
    downloads this month

Related outputs

Fully encrypted high-speed microprocessor architecture: The secret computer in simulation
Breuer, PT and Bowen, JP (2019). Fully encrypted high-speed microprocessor architecture: The secret computer in simulation. International Journal of Critical Computer-Based Systems. 9 (1-2), pp. 26-55.
The Secret Processor Will Go to the Ball: Benchmark Insider-Proof Encrypted Computing.
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2018). The Secret Processor Will Go to the Ball: Benchmark Insider-Proof Encrypted Computing. 2018 IEEE European Symposium on Security and Privacy Workshops. 23 - 27 Apr 2018 IEEE. pp. 145-152 doi:10.1109/EuroSPW.2018.00027
On obfuscating compilation for encrypted computing
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2017). On obfuscating compilation for encrypted computing. 14th International Conference on Security and Cryptography. Madrid, Spain 24 - 26 Jul 2017 London South Bank University.
A practical encrypted microprocessor
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2016). A practical encrypted microprocessor. IEEE Proceedings of the 13th International Joint Conference on e-Business and Telecommunications. Lisbon, Portugal 26 - 28 Jul 2016 London South Bank University. doi:10.5220/0005955902390250
A Fully Encrypted Microprocessor: The Secret Computer is Nearly Here
Breuer, PT and Bowen, JP (2016). A Fully Encrypted Microprocessor: The Secret Computer is Nearly Here. Procedia Computer Science. 83, pp. 1282-1287.
An Open Question on the Uniqueness of (Encrypted) Arithmetic
Breuer, PT and Bowen, JP (2013). An Open Question on the Uniqueness of (Encrypted) Arithmetic. International Conference on Computational Science. Barcelona, Spain 05 - 07 Jun 2013 London South Bank University.
Empirical Patterns in Google Scholar Citation Counts
Breuer, PT and Bowen, JP (2014). Empirical Patterns in Google Scholar Citation Counts. 2014 IEEE 8th International Symposium on Service Oriented System Engineering. 07 - 11 Apr 2014 IEEE. doi:10.1109/SOSE.2014.55
Certifying Machine Code Safe from Hardware Aliasing: RISC is not necessarily risky
Breuer, PT and Bowen, JP (2013). Certifying Machine Code Safe from Hardware Aliasing: RISC is not necessarily risky. International Conference on Software Engineering and Formal Methods. Madrid, Spain London South Bank University. doi:10.1007/978-3-319-05032-4_27
On the Security of Fully Homomorphic Encryption and Encrypted Computing: Is Division safe?
Breuer, PT and Bowen, JP (2014). On the Security of Fully Homomorphic Encryption and Encrypted Computing: Is Division safe? arXiv.