The Secret Processor Will Go to the Ball: Benchmark Insider-Proof Encrypted Computing.

Conference item


Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2018). The Secret Processor Will Go to the Ball: Benchmark Insider-Proof Encrypted Computing. 2018 IEEE European Symposium on Security and Privacy Workshops. 23 - 27 Apr 2018 IEEE. pp. 145-152 doi:10.1109/EuroSPW.2018.00027
AuthorsBreuer, PT, Bowen, JP, Palomar, E and Liu, Z
Abstract

‘Encrypted computing’ is an approach to preventing
insider attacks by the privileged operator against the unprivileged user on a computing system. It requires a processor that works natively on encrypted data in user mode, and the security barrier that protects the user is hardware-based encryption, not access. We report on progress and practical experience with our superscalar RISC class prototype
processor for encrypted computing and supporting software
infrastructure. This paper aims to alert the secure hardware
community that encrypted computing is possibly practical, as
well as theoretically plausible. It has been shown formally
impossible for operator mode to read (or write to order) the
plaintext form of data originating from or being operated on
in the user mode of this class of processor, given that the
encryption is independently secure. Now we report standard
Dhrystone benchmarks for the prototype, showing performance
with AES-128 like a 433 MHz classic Pentium (1 GHz
base clock), thousands of times faster than other approaches

Year2018
JournalEuroS&P Workshops
PublisherIEEE
Digital Object Identifier (DOI)doi:10.1109/EuroSPW.2018.00027
Web address (URL)http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=8405666
Accepted author manuscript
License
CC BY 4.0
Publication dates
Print23 Apr 2018
Publication process dates
Deposited06 Aug 2018
Accepted23 Apr 2018
ISBN978-1-5386-5445-3
Page range145-152
Permalink -

https://openresearch.lsbu.ac.uk/item/86v2w

  • 1
    total views
  • 11
    total downloads
  • 0
    views this month
  • 6
    downloads this month

Related outputs

Fully encrypted high-speed microprocessor architecture: The secret computer in simulation
Breuer, PT and Bowen, JP (2019). Fully encrypted high-speed microprocessor architecture: The secret computer in simulation. International Journal of Critical Computer-Based Systems. 9 (1-2), pp. 26-55.
Encrypted computing: Speed, security and provable obfuscation against insiders
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2017). Encrypted computing: Speed, security and provable obfuscation against insiders. International Carnahan Conference on Security Technology. Madrid, Spain 23 - 26 Oct 2017 London South Bank University. doi:10.1109/CCST.2017.8167847
On obfuscating compilation for encrypted computing
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2017). On obfuscating compilation for encrypted computing. 14th International Conference on Security and Cryptography. Madrid, Spain 24 - 26 Jul 2017 London South Bank University.
A practical encrypted microprocessor
Breuer, PT, Bowen, JP, Palomar, E and Liu, Z (2016). A practical encrypted microprocessor. IEEE Proceedings of the 13th International Joint Conference on e-Business and Telecommunications. Lisbon, Portugal 26 - 28 Jul 2016 London South Bank University. doi:10.5220/0005955902390250
A Fully Encrypted Microprocessor: The Secret Computer is Nearly Here
Breuer, PT and Bowen, JP (2016). A Fully Encrypted Microprocessor: The Secret Computer is Nearly Here. Procedia Computer Science. 83, pp. 1282-1287.
An Open Question on the Uniqueness of (Encrypted) Arithmetic
Breuer, PT and Bowen, JP (2013). An Open Question on the Uniqueness of (Encrypted) Arithmetic. International Conference on Computational Science. Barcelona, Spain 05 - 07 Jun 2013 London South Bank University.
Empirical Patterns in Google Scholar Citation Counts
Breuer, PT and Bowen, JP (2014). Empirical Patterns in Google Scholar Citation Counts. 2014 IEEE 8th International Symposium on Service Oriented System Engineering. 07 - 11 Apr 2014 IEEE. doi:10.1109/SOSE.2014.55
Certifying Machine Code Safe from Hardware Aliasing: RISC is not necessarily risky
Breuer, PT and Bowen, JP (2013). Certifying Machine Code Safe from Hardware Aliasing: RISC is not necessarily risky. International Conference on Software Engineering and Formal Methods. Madrid, Spain London South Bank University. doi:10.1007/978-3-319-05032-4_27
On the Security of Fully Homomorphic Encryption and Encrypted Computing: Is Division safe?
Breuer, PT and Bowen, JP (2014). On the Security of Fully Homomorphic Encryption and Encrypted Computing: Is Division safe? arXiv.