Median architecture by accumulative parallel counters
Journal article
Cadenas, O, Megson, G and Sherratt, S (2015). Median architecture by accumulative parallel counters. IEEE Transactions on Circuits and Systems II: Express Briefs. 62 (7), pp. 661-665. https://doi.org/10.1109/TCSII.2015.2415655
Authors | Cadenas, O, Megson, G and Sherratt, S |
---|---|
Abstract | The time to process each of W/B processing blocks of a median calculation method on a set of N W-bit integers is improved here by a factor of three compared to the literature. Parallelism uncovered in blocks containing B-bit slices are exploited by independent accumulative parallel counters so that the median is calculated faster than any known previous method for any N, W values. The improvements to the method are discussed in the context of calculating the median for a moving set of N integers for which a pipelined architecture is developed. An extra benefit of smaller area for the architecture is also reported. |
Keywords | Median; Pipelined architectures; 0906 Electrical And Electronic Engineering; Electrical & Electronic Engineering |
Year | 2015 |
Journal | IEEE Transactions on Circuits and Systems II: Express Briefs |
Journal citation | 62 (7), pp. 661-665 |
Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
ISSN | 1549-7747 |
Digital Object Identifier (DOI) | https://doi.org/10.1109/TCSII.2015.2415655 |
Publication dates | |
23 Mar 2015 | |
Publication process dates | |
Deposited | 09 May 2017 |
Accepted | 01 Jan 2015 |
Accepted author manuscript | License |
Permalink -
https://openresearch.lsbu.ac.uk/item/876z0
Download files
110
total views213
total downloads0
views this month1
downloads this month